Microchip SY89874UMG

扇出缓冲器（分配），除法器11：2

Overview

This low-skew, low-jitter device is capable of accepting a high-speed (e.g., 622MHz or higher) CML, LVPECL, LVDS or HSTL clock input signal and dividing down the frequency using a programmable divider ratio to create a frequencylocked, lower speed version of the input clock. Available divider ratios are 2, 4, 8 and 16, or straight pass-through. In a typical 622MHz clock system this would provide availability of 311MHz, 155MHz, 77MHz or 38MHz auxiliary clock components.The differential input buffer has a unique internal termination design that allows access to the termination network through a VT pin. This feature allows the device to easily interface to different logic standards. A VREF-AC reference is included for AC-coupled applications.The /RESET input asynchronously resets the divider. In the pass-through function (divide by 1) the /RESET synchronously enables or disables the outputs on the next falling edge of IN (rising edge of /N).

Features

Precision Edge® Series
16 terminations
The operating temperature of -40°C~85°C degrees
at 2.5GHz frequency

Surface Mount Mounting Type

Applications

There are a lot of Microchip Technology
SY89874UMG Clock Buffers & Drivers applications.

• Aviation
• Medical instruments
• Furniture
• Machine made
• Clock signal duplication
• Clock signal format conversion
• Clock signal level shifting
• High performance communication system
• Data center
• Cloud computing