ON MC14046BDWR2G

锁相环路（PLL）是CMOSCMOS

Overview

The MC14046BDWR2G is a Phase Locked Loop contains two phase comparators, a voltage-controlled oscillator (VCO), source follower and zener diode. The comparators have two common signal inputs, PCAin and PCBin. Input PCAin can be used directly coupled to large voltage signals or indirectly coupled (with a series capacitor) to small voltage signals. The self-bias circuit adjusts small voltage signals in the linear region of the amplifier. Phase comparator 1 (an exclusive OR gate) provides a digital error signal PC1out and maintains 90 phase shift at the center frequency between PCAin and PCBin signals (both at 50% duty cycle). Phase comparator 2 (with leading edge sensing logic) provides digital error signals, PC2out and LD and maintains a 0 phase shift between PCAin and PCBin signals (duty cycle is immaterial). The linear VCO produces an output signal VCOout whose frequency is determined by the voltage of input VCOin and the capacitor and resistors connected to pins C1A, C1B, R1 and R2.

Features

Tape & Reel (TR) Package
Available in the 16-SOIC (0.295, 7.50mm Width)
Supply voltage of 5V

Surface Mount Mounting Type

Applications

There are a lot of ON Semiconductor
MC14046BDWR2G Clock Generators applications.

• 1 Gigabit Ethernet
• 10 Gigabit Ethernet
• FPGA and processor clocks
• Line cards used in telephone exchange
• Fiber Channel
• PCI express cards
• Infotainment systems
• Medical equipment
• Multi-function printers
• Media broadcast servers