Altera EP610PC-35-AL

EPLD16

Overview

The Altera ClassicTM EP610PC-10 device offers a solution to high-speed, lowpower logic integration. Fabricated on advanced CMOS technology, EP610PC-10 devices also have a Turbo-only version, which is described in this data sheet.

Classic devices are supported by Altera’s MAX+PLUS II development system, a single, integrated package that offers schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The MAX+PLUS II software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and workstationbased EDA tools. The MAX+PLUS II software runs on Windows-based PCs, as well as Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000 workstations. These devices also contain on-board logic test circuitry to allow verification of function and AC specifications during standard production flow.

Features

Bulk Package
EPLD Programmable Type
16 Number of Macrocells
Through Hole Mounting Type